

## Monolithic N-Channel JFET Dual

### PRODUCT SUMMARY

$V_{GS(\text{off})}$ (V)	$V_{(\text{BR})\text{GSS}}$ Min (V)	$g_{fs}$ Min (mS)	$I_G$ Max (pA)	$ V_{GS1} - V_{GS2} $ Max (mV)
-1.0 to -4.5	-50	1	-50	25

### FEATURES

- Anti Latchup Capability
- Monolithic Design
- High Slew Rate
- Low Offset/Drift Voltage
- Low Gate Leakage: 5 pA
- Low Noise: 9 nV/ $\sqrt{\text{Hz}}$
- High CMRR: 100 dB

### BENEFITS

- External Substrate Bias—Avoids Latchup
- Tight Differential Match vs. Current
- Improved Op Amp Speed, Settling Time Accuracy
- Minimum Input Error/Trimming Requirement
- Insignificant Signal Loss/Error Voltage
- High System Sensitivity
- Minimum Error with Large Input Signal

### APPLICATIONS

- Wideband Differential Amps
- High-Speed, Temp-Compensated, Single-Ended Input Amps
- High Speed Comparators
- Impedance Converters



### DESCRIPTION

The low cost SST3958NL and U3958NL JFET duals are designed for high-performance differential amplification for a wide range of precision test instrumentation applications. This series features tightly matched specs, low gate leakage for accuracy, and wide dynamic range with  $I_G$  guaranteed at  $V_{DG} = 20$  V.

Pins 4 and 8 on the SST3958NL and pin 4 on the U3958NL part numbers enable the substrate to be connected to a positive, external bias ( $V_{DD}$ ) to avoid latchup.

The U3958NL in the hermetically-sealed TO-78 package is available with full military processing.

The SST3958NL in the SO-8 package provides ease of manufacturing. The symmetrical pinout prevents improper orientation. The SST3958NL is available with tape-and-reel options for compatibility with automatic assembly methods.



### ABSOLUTE MAXIMUM RATINGS

Gate-Drain, Gate-Source Voltage .....	-50 V
Gate Current .....	50 mA
Lead Temperature (1/16" from case for 10 sec.) .....	300 °C
Storage Temperature .....	-65 to 200°C
Operating Junction Temperature .....	-55 to 150°C

Power Dissipation :	Per Side <sup>a</sup> .....	250 mW
	Total <sup>b</sup> .....	500 mW

#### Notes

- a. Derate 2 mW/°C above 85°C  
b. Derate 4 mW/°C above 85°C







**SPECIFICATIONS ( $T_A = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**

Parameter	Symbol	Test Conditions	Limits			Unit
			Min	Typ <sup>a</sup>	Max	
<b>Static</b>						
Gate-Source Breakdown Voltage	$V_{(\text{BR})\text{GSS}}$	$I_G = -1 \mu\text{A}, V_{DS} = 0 \text{ V}$	-50	-57		V
Gate-Source Cutoff Voltage	$V_{GS(\text{off})}$	$V_{DS} = 20 \text{ V}, I_D = 1 \text{ nA}$	-1.0	-3	-4.5	
Saturation Drain Current <sup>b</sup>	$I_{DSS}$	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	0.5	5	8	mA
Gate Reverse Current	$I_{GSS}$	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$ $T_A = 150^\circ\text{C}$		-10	-100	pA
Gate Operating Current	$I_G$	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $T_A = 125^\circ\text{C}$		-5	-50	pA
Gate-Source Voltage	$V_{GS}$	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $I_D = 50 \mu\text{A}$	-0.5	-2.5	-4	V
Gate-Source Forward Voltage	$V_{GS(F)}$	$I_G = 1 \text{ mA}, V_{DS} = 0 \text{ V}$			2	
<b>Dynamic</b>						
Common-Source Forward Transconductance	$g_{fs}$	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $f = 1 \text{ kHz}$	1	3.0	3.6	mS
Common-Source Output Conductance	$g_{os}$			8	35	μS
Common-Source Input Capacitance	$C_{iss}$	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $f = 1 \text{ MHz}$		3	4	pF
Common-Source Reverse Transfer Capacitance	$C_{rss}$			1	1.2	
Drain-Gate Capacitance	$C_{dg}$	$V_{DG} = 10 \text{ V}, I_S = 0, f = 1 \text{ MHz}$			1.5	
Equivalent Input Noise Voltage	$\bar{e}_n$	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$		11		nV/ $\sqrt{\text{Hz}}$
Noise Figure	NF	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$ $f = 100 \text{ Hz}, R_G = 10 \text{ M}\Omega$		0.5		dB
<b>Matching</b>						
Differential Gate-Source Voltage	$ V_{GS1}-V_{GS2} $	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$		15	25	mV
Gate-Source Voltage Differential Change with Temperature	$\frac{\Delta V_{GS1}-V_{GS2} }{\Delta T}$	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $T_A = -55 \text{ to } 125^\circ\text{C}$		20	100	μV/°C
Saturation Drain Current Ratio	$\frac{ I_{DSS1} }{ I_{DSS2} }$	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	0.85	0.97	1	
Transconductance Ratio	$\frac{g_{fs1}}{g_{fs2}}$	$V_{DS} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $f = 1 \text{ kHz}$	0.85	0.97	1	
Differential Output Conductance	$ g_{os1}-g_{os2} $			0.1		μS
Differential Gate Current	$  I_{G1}-I_{G2} $	$V_{DG} = 20 \text{ V}, I_D = 200 \mu\text{A}$ $T_A = 125^\circ\text{C}$		0.1	10	nA
Common Mode Rejection Ratio	CMRR	$V_{DG} = 10 \text{ to } 20 \text{ V}, I_D = 200 \mu\text{A}$		100		dB

## Notes


- a. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.  
 b. Pulse test: PW ≤ 300 μs duty cycle ≤ 3%.

NQP


**TYPICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**


### TYPICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)


Transfer Characteristics




Voltage Differential with Temperature vs. Drain Current




Circuit Voltage Gain vs. Drain Current




Gate-Source Differential Voltage vs. Drain Current









Common Mode Rejection Ratio vs. Drain Current



On-Resistance vs. Drain Current



**TYPICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**




## Legal Disclaimer Notice

Vishay

### Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.